ISSN: 2582 - 6379
Orange Publications
International Journal for Interdisciplinary Sciences and Engineering Applications
IJISEA - An International Peer- Reviewed Journal
2022, December, Volume 3 Issue 4
www.ijisea.org

A Low Power Low Area Pipelined Based Adaptive FIR Filter

K. Durga Rao[1], G.Naga Jyothi[2]
PG Scholar[1], Professor[2]
Department of Electronics and Communication Engineering Golden Valley Integrated Campus Angallu, Madanapalli, Andhra Pradesh, India

ABSTRACT

This paper presents a brief information on the ASIC implementation of adaptive finite impulse response (FIR) filters based on pipelined distributed arithmetic (DA) architecture. The pipelined sum of partial products of input samples is stored in the lookup table of the DA. The area of the proposed design is reduced by replacing the adder of the shift accumulation unit with the carrysave adder. The throughput rate of the design is increased by having fast clock to the carry-save adder and slow clock to the remaining circuit. The proposed design is implemented in Synopsys 90 nm CMOS technology. The area delay product (ADP), minimum cycle period (MCP), and energy per sample are reduced when compared with the conventional DA-based architectures.
Keywords: Multiplier, adaptive filters, signal processing.

I. INTRODUCTION

Adaptive FIR filters are the most significant piece of practically all DSP applications. Its effortlessness and better assembly execution make it a broadly utilized versatile channel. The loads of the Impulse Response (FIR) Filter with tapped postponement line limited design is refreshed by utilizing the Least Mean Square (LMS) calculation. The calculation was proposed by Widrow and Hoff. The basic way on the forward way of FIR channel configuration will have brought about the immediate structure acknowledgment is high. This is a direct result of the internal item calculation. In the event that the testing pace of the information sign is high, we have to lessen the basic way of the structure with the end goal that it remains beneath the inspecting time frame. The fundamental square outline of the versatile channel is appeared in Fig.1. These days, calculations that are multiplier less dependent on Distributed Arithmetic (DA) systems have made progressively prominent. Such a structure will have more greatness like high throughput in because of its normality, cost, and region productivity. Allred et al. determined a DA based plan for the LMS versatile hannel [1]. The creators in [1] utilized two separate LUTs for ascertaining channel yield and coefficient refreshing.




Figure 1: Shows Adaptive Filter

The author in [2] proposed an alternate method in which they utilized coefficients as addresses for putting away the entireties of deferred and scaled contributions to the Look up table. By utilizing this procedure refreshing of LUT and coefficient execution should be possible simultaneously. They likewise proposed another strategy wherein the information put away in the LUT is as OBC rather than paired. By utilizing OBC in the DA based versatile channel, LUT size is decreased and throughput is expanded [2]. Filters can be of two kinds FIR and IIR. FIR channels for the most part take more calculation time and furthermore consume more space in memory, because of which more power

ISSN: 2582 - 6379
Orange Publications
International Journal for Interdisciplinary Sciences and Engineering Applications
IJISEA - An International Peer- Reviewed Journal
2022, December, Volume 3 Issue 4
www.ijisea.org

is required. Subsequently it is relevant for low recurrence applications. Then again, IIR channels are exceptionally successful and most proficient for execution in Digital Signal Processing (DSP). Versatile Filter is a straight model where the channel coefficients are not fixed not at all like different channels. In this the coefficients get amended at every cycle with the goal that the blunder between the exact sign and wanted sign is less. The multipliers and adders take more calculation time and region; subsequently Distributed Arithmetic (DA) is picked for actualizing in light of the fact that it requires some investment and zone proficient. It is for the most part utilized for ascertaining whole of item and it additionally spares a great deal of territory in DSP application. It is broadly utilized for different applications, for example, media transmission, sound and video sign handling, and commotion and reverberation abrogation Adaptive channel configuration can be simple, advanced or can be blended sort as for its focal points and impediments. Versatile Filters can likewise be of various kinds. It tends to be direct or non-straight, limited or endless drive reaction can likewise have single information or multi input.

II. PROPOSED MEMORY LESS DA (MLDA) BASED ADAPTIVE FILTER

The proposed Memory-less DA (MLDA) filter architecture is explained in this section. It consists of 2:1 multiplexers instead of memory elements, and the adders of memory less DA architecture [13] are replaced with enhanced 4:2 compressor as shown in fig.2. MLDA consists of serial in parallel out shift register (SIPOSR), four 2:1 multiplexers, and enhanced 4:2 compressor adders. The input data x_k is fed to the SIPOSR and is given as one of the input of the 2:1 multiplexer and the other input of the multiplexer is the logic '0'. The selection lines for four 2:1 multiplexers are the filter coefficients. If the selection input line is high, then filter input will present at output else the output of multiplexer is zero. The outputs from multiplexers are given to the enhanced 4:2 compressor adder. The proposed design is implemented for filter order K=4 in this section and is seen in Fig.3. The Memory Less DA block (MLDA), weight increment block (WIB), sign-magnitude separator, and control word generator block make up the suggested design. The improved 4:2 compressor adder (ECA) block and the memory less inner product block (MLIP) make up the MLDA block. The MLIP block receives the input X (k). The MLIP block is made up of four 2:1 multiplexers, two of which have inputs labelled logical '0' and input signal, respectively.




Figure 2: Shows Proposed MLDA architecture

ISSN: 2582 - 6379
Orange Publications
International Journal for Interdisciplinary Sciences and Engineering Applications
IJISEA - An International Peer- Reviewed Journal
2022, December, Volume 3 Issue 4
www.ijisea.org




Figure 3: Shows Proposed adaptive Filter

III. SYNTHESIS RESULT

Power, Area and timing have been estimated for the proposed design and comparative analysis is done with the existing architecture. The proposed design contains only four multiplexers in place of LUT, which is the main concern for area complexity. Multiplexers in the proposed design reduces the area significantly, moreover the compactness of the enhanced compressor adder gives an extra advantage to reduce the size of the filter more than 50%.The existing model and the proposed design has been coded in Verilog HDL and synthesized in Synopsys Design Compiler using 90nm SAED CMOS technology library for filter tap of K=16, 32 and 64 to compute the area, delay and power.




Figure 4: Shows PDP report

IV. CONCLUSION

In this paper an area efficient pipelined architecture is developed. Simultaneous operation of inner product computation and the shift accumulation improves the performance of the DA unit, which in turn increase the throughput of the Adaptive filter. The problem of large area consumption of the LUT is resolved by the use of 2:1 MUX for inner product computation. Along with this, the enhanced compressor adder used in the proposed design also reduces the overall filter area. From the synthesis result we can note that the proposed MUX based design consumes 3.25 times less power and 1.57 times less area.

REFERENCES:

[1] Longa, P. and Miri, A. (2006), Area-efficient fir filter design on fpgas using distributed arithmetic, in '2006 IEEE International Symposium on Signal Processing and Informa- tion Technology', IEEE, pp. 248–252.

ISSN: 2582 - 6379
Orange Publications
International Journal for Interdisciplinary Sciences and Engineering Applications
IJISEA - An International Peer- Reviewed Journal
2022, December, Volume 3 Issue 4
www.ijisea.org

[2] Mahesh, R. and Vinod, A. P. (2010), 'New reconfigurable architectures for implement- ing fir filters with low complexity', IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems **29**(2), 275–288.
[3] Matutino, P. M., Chaves, R. and Sousa, L. (2014), 'An efficient scalable rns architecture for large dynamic ranges', Journal of Signal Processing Systems **77**(1-2), 191–205.
[4] Meher, P. K. (2006), 'Hardware-efficient systolization of da-based calculation of fi- nite digital convolution', IEEE Transactions on Circuits and Systems II: Express Briefs **53**(8), 707–711.
[5] Meher, P. K. and Park, S. Y. (2011), High-throughput pipelined realization of adaptive fir filter based on distributed arithmetic, in '2011 IEEE/IFIP 19th International Confer- ence on VLSI and System-on-Chip', IEEE, pp. 428–433.
[6] Meyer-Ba¨se, U., Garc´ıa, A. and Taylor, F. (2001), 'Implementation of a communica- tions channelizer using fpgas and rns arithmetic', Journal of VLSI signal processing systems for signal, image and video technology 28(1-2), 115–128.
[7] Mohanty, B. K. and Meher, P. K. (2013), 'A high-performance energy-efficient archi- tecture for fir adaptive filter based on new distributed arithmetic formulation of block lms algorithm', IEEE Transactions on Signal Processing **61**(4), 921–932.
[8] Mohanty, B. K. and Meher, P. K. (2016), 'A high-performance fir filter architecture for fixed and reconfigurable applications', IEEE Transactions on very large scale integra- tion (VLSI) systems 24(2), 444–452.



www.ijisea.org